## **CLAIMS**

What is claimed is:

1. A method applicable within a computer display system for providing display independence between a first display device and a second display device, wherein said first and second display devices are controlled by a common video display controller, said method comprising:

providing a first address register that is accessible by said common video display controller to display within said first display device a graphic representation of data pointed to by an address within said first address register; and

providing a second address register that is accessible by said common video display controller to display within said second display device a graphic representation of data pointed to by an address within said second address register, such that displays within said first and second display devices are independently controllable.

2. The method of claim 1, further comprising:

allocating a first frame buffer; and

selecting a dual display mode, and in response thereto, programming said first and second address registers to point to said first frame buffer.

2

3

7

1

2

1

- 3. The method of claim 2, wherein said programming said first and second address registers to point to said first frame buffer during a dual display mode is followed by, in response to said first and second address registers pointing to said first frame buffer, displaying video data from said first frame buffer within said first and second display devices.
- 4. The method of claim 1, further comprising:

selecting a split display mode, and in response thereto:

allocating a second frame buffer;

copying the contents of said first frame buffer to said second frame buffer; and

replacing the contents of said second address register to point to said second frame buffer.

5. The method of claim 4, wherein in response to said copying the contents of said first frame buffer to said second frame buffer and adjusting said second address register to point to said second frame buffer, said method further comprises:

delivering video data corresponding to the contents of said first frame buffer to said first display device; and

delivering video data corresponding to the contents of said second frame buffer to said second display device.

6. The method of claim 4, wherein said second frame buffer currently stores a display frame, said method further comprising:

selecting an alternate display frame within a video memory device; and actuating a static display mode, and in response thereto:

maintaining said display frame within said second frame buffer; and

copying said alternate display frame within said first frame buffer.

7. The method of claim 4, wherein said computer display system includes a display sequence comprising a plurality of display frames within a video memory device, said method further comprising:

selecting an Mth display frame from within said display sequence;

actuating a split sequence display mode;

setting a sequence displacement value equal to N; and

in response to said actuating a split sequence display mode and setting a sequence displacement value equal to N:

copying said M<sup>th</sup> display frame into said first frame buffer; and

copying an (M-N) th display frame into said second frame buffer.

2

3

1

2

1

5

8. An apparatus applicable within a computer display system for providing display independence between a first display device and a second display device, wherein said first and second display devices are controlled by a common video display controller, said apparatus comprising:

processing means for providing a first address register that is accessible by said common video display controller to display within said first display device a graphic representation of data pointed to by an address within said first address register; and

processing means for providing a second address register that is accessible by said common video display controller to display within said second display device a graphic representation of data pointed to by an address within said second address register, such that displays within said first and second display devices are independently controllable.

9. The apparatus of claim 8, further comprising:

processing means for allocating a first frame buffer; and

processing means for selecting a dual display mode, and in response thereto, programming said first and second address registers to point to said first frame buffer.

- 10. The apparatus of claim 9, further comprising processing means responsive to said first and second address registers pointing to said first frame buffer for displaying video data from said first frame buffer within said first and second display devices.
- 11. The apparatus of claim 8, further comprising:

processing means for selecting a split display mode;

4

processing means for copying said alternate display frame within said first frame buffer.

14. The apparatus of claim 11, wherein said computer display system includes a display sequence comprising a plurality of display frames within a video memory device, said apparatus further comprising:

processing means for selecting an M<sup>th</sup> display frame from within said display sequence;

processing means for actuating a split sequence display mode;

processing means for setting a sequence displacement value equal to N; and

processing means responsive to said actuating a split sequence display mode and setting a sequence displacement value equal to N for:

copying said M<sup>th</sup> display frame into said first frame buffer; and

copying an (M-N)<sup>th</sup> display frame into said second frame buffer.

- 15. The apparatus of claim 8, wherein said computer display system includes a central processing unit, said apparatus further comprising processing means for processing data within said central processing unit for generating video image data displayable on said first and second display devices.
- 16. The apparatus of claim 8, wherein said second display device is a cathode ray tube (CRT) display device, said apparatus further comprising processing means for converting

digitally encoded data addressed by said second frame buffer address register into analog data for presentation on said CRT display device.

2

5

7

L W

3

1

2

1

17. A program product applicable within a computer display system for providing display independence between a first display device and a second display device, wherein said first and second display devices are controlled by a common video display controller, said program product comprising:

instruction means for providing a first address register that is accessible by said common video display controller to display within said first display device a graphic representation of data pointed to by an address within said first address register; and

instruction means for providing a second address register that is accessible by said common video display controller to display within said second display device a graphic representation of data pointed to by an address within said second address register, such that displays within said first and second display devices are independently controllable.

The program product of claim 17, further comprising: 18.

instruction means for allocating a first frame buffer; and

instruction means for selecting a dual display mode, and in response thereto, programming said first and second address registers to point to said first frame buffer.

- 19. The program product of claim 18, further comprising instruction means responsive to said first and second address registers pointing to said first frame buffer for displaying video data from said first frame buffer within said first and second display devices.
- 20. The program product of claim 1/7, further comprising:

instruction means for selecting a split display mode;

and

instruction means for allocating a second frame buffer; 3 instruction means for copying the contents of said first frame buffer to said second frame buffer; and instruction means for replacing the contents of said second address register to point to said second frame buffer. The program product of claim 20, further comprising instruction means responsive 21. to copying the contents of said first frame buffer to said second frame buffer and adjusting said second address register to point to said second frame buffer, for: 3 ١.D delivering video data corresponding to the contents of said first frame buffer to said first display device; and delivering video data corresponding to the contents of said second frame buffer to said second display device. The program product of claim 20, wherein said second frame buffer currently stores 22. a display frame, said program product further comprising: instruction means for/selecting an alternate display frame within a video memory device; instruction means/for actuating a static display mode; instruction means for maintaining said display frame within said second frame buffer;

instruction means for copying said alternate display frame within said first frame buffer.

23. The program product of claim 20, wherein said computer display system includes a display sequence comprising a plurality of display frames within a video memory device, said program product further comprising:

instruction means for selecting an M<sup>th</sup> display/frame from within said display sequence;

instruction means for actuating a split sequence display mode;

instruction means for setting a sequence displacement value equal to N; and

instruction means responsive to said actuating a split sequence display mode and setting a sequence displacement value equal to N for:

copying said M<sup>th</sup> display frame/into said first frame buffer; and

copying an  $(M-N)^{\text{th}}$  display frame into said second frame buffer.